

Fig. 2




Fig. 3





Fig. 4

FFFF0000 00000000

5 / 26



Marker Bit #	0	1	2	3	4	5	6	7	8
Offset	<=0	<1	<3	<5	<7	<9	<11	<13	<15

Fig. 6




Fig. 7





Fig. 8



*Fig. 9*

10/26




Fig. 10

11 / 26




Fig. 11

12/26




Fig. 12




Fig. 13

F 03 5 F 03 F = F F 02 F 05 F

14 / 26




Fig. 14




Fig. 15





Fig. 16

Fig. 17






Fig. 18




Fig. 19




Fig. 20





Fig. 21


Fig. 22



*Fig. 23*

```

graph TD
    A[Branch Direction  
From Reorder Buffer] --> B[From  
Prefetch/Predecode]
    
```






Fig. 24




Fig. 25




Fig. 26